System-Level Modeling of Dynamically Reconfigurable Co-processors
نویسندگان
چکیده
Dynamically reconfigurable co-processors (DRCs) are interesting design alternatives when both flexibility and performance are concerns. However, it is difficult to study the performance impact of including such devices into design when using traditional design methods and tools. In this paper, we present easily adaptable system-level techniques, which are able to perform fast exploration of different reconfiguration alternatives. A SystemCbased modeling method for DRCs and a high-level synthesis-based estimation tool to support system partitioning are presented.
منابع مشابه
Integrating Mode Automata Control Models in SoC Co-Design for Dynamically Reconfigurable FPGAs
The number of integrated transistors that can be contained on a chip are increasing at an exponential rate, along with rise in targeted sophisticated applications. Thus the design of Systems-on-Chip (SoC) is becoming more and more complex. Hence there is a critical need to find new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel approach for exp...
متن کاملModeling and Performance Evaluation of Multi-Processors Organization with Shared Memories
This paper is primarily concerned with theoretical evaluation of the performance of multiprocessors system. A markovian waiting line model has been developed for various different multi-processors configurations, with shared memory. The system is analysed at the request level rather than job level.
متن کاملA co-simulation study of adaptive EPIC computing
Reconfigurable computing offers the embedded systems designers the flexibility of application specific optimizations on a generic platform. In this paper, we are concerned with a fine-grain, tightly coupled, dynamically reconfigurable architecture we call Adaptive EPIC. A generic EPIC architecture is augmented with a dynamically reconfigurable structure. In this paper, we describe an experiment...
متن کاملInternationales Begegnungs-und Forschungszentrum Für Informatik
s of Talks JÜRGEN BECKER The Impact of Reconfigurable Hardware Platforms on the Overhead of Parallelism NEIL W. BERGMANN Identifying Characteristics of Algorithms Which Make Them Suitable for Reconfigurable Computing Implementations GORDON BREBNER Dynamically Reconfigurable FPGAs GORDON BREBNER Soft Circuitry KARL-HEINZ BRENNER Technologies for Realizing Dynamically Reconfigurable Optical Inter...
متن کاملHardware Virtualization on Dynamically Reconfigurable Processors
Numerous research efforts in reconfigurable embedded processors have shown that augmenting a CPU core with a coarse-grained reconfigurable array for application-specific hardware acceleration can greatly increase performance and energy-efficiency. The traditional execution model for such reconfigurable co-processors however requires the accelerated function to fit onto the reconfigurable array ...
متن کامل